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Abstract—Ternary logic circuit has been studied for several 
decades because it can provide simpler circuits and subsequently 
lower power consumption via succinct interconnects. We 
demonstrated a ternary full adder exhibiting a low 
power-delay-product of ~10-16 J, which is comparable with the 
binary equivalent circuit. The ternary full adder was modeled 
using device parameters extracted from the experimentally 
demonstrated multi-Vth ternary graphene barristors. 
  
Index Terms—Graphene barristor, Ternary full adder, Multi 
threshold voltage ternary graphene barristor, Ternary logic. 
I. INTRODUCTION 
he demand for more functionality at lower power 
consumption has been driving the limit of complementary 
metal-oxide-semiconductor (CMOS) technology [1]. 
Multi-valued logic (MVL) has been pursued for several 
decades because it can provide significant advantages to reduce 
the complexity of interconnects and the arithmetic operations 
[2]-[11]. Various types of single or composite devices 
exhibiting multiple states have been investigated for this 
purpose. The single electron transistor, resonant tunneling 
diode, and ferroelectric field effect transistor (FET) are the only 
representatives of the long list investigated for MVL 
applications. Unfortunately, none of these devices has been 
implemented yet owing to practical limitations such as current 
drivability, operation temperature, and state stability.  
Recently, various MVL architectures using carbon 
nanotube field effect transistors (CNTFET) have been studied 
because they can provide an ideal step wise I–V curve if three 
single-wall CNT FETs with different diameters (i.e., different 
Vth) can be used in one device [2]-[6]. Kim et al. proposed a 
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static gate design methodology for ternary logic using the 
CNTFET with multi-threshold voltages [6]. These studies are 
more close to a theoretical approach because the nanoscale 
placement and alignment of CNTs with different diameters is 
not practically feasible. On the other hands, Karmakar et al. 
proposed quantum dot gate field effect transistors (QDGFETs) 
that produce three states by controlling the charge state of the 
quantum dots in the gate dielectric [7]-[9]. Even though this 
device is compatible with a top-down process, the scalability of 
device is limited by the diameter of quantum dot; further, the 
charging and discharging sequence limits the speed of the 
device operation.  
Even with these progresses, replacing a binary logic with a 
ternary logic is a formidable challenge. Thus, a partial 
replacement for the noncritical circuit, which can be 
monolithically integrated with a binary backbone circuit, would 
be a more reasonable approach for MVL implementation. Thus, 
several MVL devices that can be fabricated with a low process 
temperature have been studied recently. Shim et al. 
demonstrated a ternary inverter using the graphene/WSe2 
heterojunction, which showed light-induced negative 
differential transconductance (NDR) characteristics [10].  Kim 
et al. demonstrated a complementary ternary logic device using 
graphene FET with npn and pnp channel profiles [11].  These 
devices showed the feasibility of the ternary logic device 
function with a low thermal budget integration process; 
however, their performances are not competitive to silicon 
devices yet. Hence, we suggest that the graphene barristor (GB) 
can be a promising candidate for MVL applications because of 
its low process temperature, high on-off ratio over 105, and 
reasonable device performance [12]-[16]. Furthermore, unlike 
many transition metal dichalcogenide (TMD) material based 
devices whose threshold voltage (Vth) is difficult to control, the 
Vth of the GB can be modulated by controlling the Schottky 
barrier height (SBH) [15], [16].  
To provide the proof for this claim, we demonstrated n-type 
and p-type graphene barristors using a facile Vth control process, 
and developed a device model for a multi-threshold voltage 
graphene barristor (MTGB) using the experimental data. 
Subsequently, the performances of the ternary full adder (TFA) 
designed with MTGBs are compared with those of theoretical 
MVL devices using CNTFETs. The MTGB demonstrated 
power-delay product (PDP) of ~3.6×10-16 J, which is slightly 
higher than the ideal case using CNTFETs, but still very 
competitive.   
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II. EXPERIMENTS AND DEVICE MODEL 
The schematic of the GB and the optical image of the 
fabricated device are shown in Fig. 1(a). The Schottky barrier 
height of the graphene /semiconductor junction is modulated by 
a buried gate, as shown in the band diagram in Fig. 1(b). The 
Vth of the GB can be controlled by modulating the Fermi level 
of graphene. The Fermi level of graphene is modulated by 
dipping the graphene channel in a polymer solution [17]-[19]. 
Here, 0.2 wt% poly-ethylene imine (PEI) was used for n-type 
doping [18], and 0.2 wt% polyacrylic acid (PAA) was used for 
p-type doping [19]. More details of the doping process can be 
found in reference [16]. An n-type semiconductor, ZnO, was 
deposited on the graphene using atomic layer deposition (ALD) 
and patterned to form an n-type GB. Similarly, dinaphtho 
[2,3-b:2',3'-f] thieno [3,2-b] thiophene (DNTT) was deposited 
using e-beam evaporation and the shadow mask process was 
used to form the p-type GB. The initial position of the Fermi 
level of graphene is modulated by the doping, as graphically 
shown in Fig. 1(c).  
Fig. 2(a) and (b) shows the representative Id–Vg and Id–Vds 
curves of the n-type graphene–ZnO barristor before and after 
the doping. The symbols represent the experimental data. In the 
graphene–ZnO barristor, both the n-type and p-type doping 
resulted in a consistent shift in the I–V curve according to the 
barrier height change. It is noteworthy that the barrier height 
changes affected both Vth and current level simultaneously. 
Meanwhile, for the graphene–DNTT barristor shown in Fig. 
2(b), the range of current modulation was much smaller for the 
p-type doped because the Fermi level of graphene is typically in 
the hole branch and the doped Fermi level is shifted too close to 
the valence band edge.  
Using these data, we have previously developed a device 
model for graphene barristor [20], [21]. The key parameters 
used for the device model includes the Fermi level of graphene 
(q0), the dopant-induced shift of the graphene Fermi level 
( Ed), and the initial SBH (qb1), as shown in Fig. 1(b). The 
drive current of the graphene barristor is modeled using a 
modified diode equation:  
where Aeff is the effective area of the Schottky junction, A* is 
the effective Richardson constant, q is the elementary charge, 
kB is the Boltzmann constant, η is the ideal factor, and T is the 
temperature. At a given gate and drain bias, b is determined by 
the charge conservation between the dielectric, graphene, and 
semiconductor. 
 
where QM, QGraphene, and QS are the gate contact metal charge, 
the graphene layer charge of quantum capacitance containing 
the Dirac voltage shift (| VDirac|=(1/απ)( Ed/ħνF)2), and the 
semiconductor charge, respectively [11], [22]. The solid lines 
in Fig. 2 are obtained using the Fermi level of graphene as a 
fitting parameter. From the best fitting result, the range of 
Fermi level modulation by the doping is found to be ~±130 
meV ( Ed).   
III. TERNARY FULL ADDER DESIGN 
Using the theoretical device model, the ternary full adder 
(TFA) using the MTGB was designed to examine the feasibility 
of the GB as a ternary logic device. The multi-threshold-based 
basic ternary logic gate is designed with six GBs with three 
different Vth values, |Vth,0|, |VDD/2|, and |VDD- Vth,0| [6]. Two 
different circuits shown in Fig. 3(a) and their voltage transfer 
characteristics (VTC) shown in Fig. 3(b) explain why six 
Fig. 2.  Experiemental Id–Vg, and Id–Vds characteristics of (a), (b)
graphene/ZnO barristor and (c), (d) graphene/DNTT barristor with dopant 
molecules based the tuning of graphene Fermi level at a 10 nm Al2O3 gate 
dielectric and |Vds| = 2 V. The solid line shows the simulated Id–Vg curves using 
our semi-empirical barristor model.  
Fig. 3. (a) Switching-symbol-based stick diagram of complementary
binary/ternary inverter circuit. Circuit A, and B are the binary and the ternary 
inverter without/with series diode connector, respectively. (b) Voltage transfer
characteristics (VTC) of circuit A and B. 
 
Fig. 1.  (a) Schematic illustration of the graphene barristor and the optical
image of the fabricated device. (b) Band diagram of gate
metal/oxide/graphene/semiconductor vertical structure in the graphene
barristor. (c) Band alignment between PAA or PEI doped graphene and
semiconductor materials (ZnO and DNTT). 
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MTGBs are used to generate a stable ternary switch. The circuit 
A is a well-known binary inverter. Unlike the conventional 
inverter structure, circuit B consists of devices with Vth = |Vth,0| 
for the pull-up/down network, and Vth = |VDD-Vth,0| to generating 
half VDD. And two series-connected devices with Vth=|VDD/2| 
are used to make the stable noise immunity of a half VDD using a 
negative feedback. Consequently, a stable ternary switch 
characteristic can be obtained.  
Using circuit B as a unit ternary switch, a TFA is designed. 
For the design, MTGBs with three |Vth| values (0.15 V, 0.5 V, 
and 0.85 V at VDD = 1 V), 1-nm gate dielectric, and channel area 
of 10-2 m-2, were used to design a TFA consisting of SUM, 
CONS, and ANY gates [6], as shown in Fig. 4(a) and (b). The 
operation and performance of the TFA were verified using 
HSPICE contained Monte-Carlo variation analysis with the 
number of 100 iterations (standard deviation of Vth : 10 %), as 
shown in Fig. 4(c). To simulate the transient response of the 
TFA, VDD, VSS, and the transient time are set to 1 V, 0 V, and 0.1 
ns, respectively. The voltage levels 1 V (VDD), 0.5 V (half VDD), 
and 0 V (VSS) shown in Fig. 4 are equivalent to the logic values 
“2,” “1,” and “0,” respectively. With three different input 
patterns (A, B, C), the SUM and Carry operations of the TFA 
are successfully verified. Because the parasitic components 
such as the internal resistance are not symmetrical owing to the 
differences in the n- and p-type GB devices and materials, a few 
glitches were generated from the timing difference of the input 
signals in the cascaded logic gates. Because this is the first 
demonstration of the MTGB-based ternary logic circuit, further 
optimization of the device characteristics can easily solve this 
problem.  
Moreover, the performance of the MTGB-based TFA is 
compared with CNTFET with different diameter (i.e., different 
Vth) based TFA, as shown in Table 1. For a fair comparison 
using the same circuit design, the energy efficiency of the TFA 
are simulated for two different devices: GB and CNTFET [2], 
[3], assuming the worst case delay and average power for all 
input patterns. The CNTFET showed better power 
consumption and shorter delay than the GB, primarily because 
the experimentally obtained parasitic resistance of the GB of  
~50 kwas higher than ~1 kof the CNTFET [20]. When the 
parasitic resistance is reduced to 1 k, the delay in the 
MTGB-based TFA decreased to 200 ps, and the PDP was 
reduced to about ~1017. Therefore, the more studies for GB 
optimization can further improve the PDP of the MTGB-based 
TFA. 
The comparison between the ternary circuit and binary 
circuit is not straightforward. The PDP value of one trit 
MTGB-based TFA is similar to that of a two-bit binary full 
adder (BFA) designed with 45-nm silicon MOSFET 
technology, as shown in Table 1. However, the number of 
transistors used to design the MTGB-based TFA is 
approximately two times higher than that of the BFA because 
six devices were used for one ternary switch. The ratio of 
devices between ternary and binary rapidly decreases when the 
bit size increases. As shown in Fig. 5, the ratio converges to 
~1.3. This result means that the area of the TFA can be 30% 
larger than the area of the BFA. Since the MTGB-based TFA 
can be fabricated on the backend of the line structure with a 
maximum temperature lower than 200 C, the area penalty may 
not be a significant problem. Yet, the advantage of TFA in 
terms of device count and area will become more evident if a 
single device performing ternary switching function is 
developed because the device count will decrease to one sixth. 
IV. CONCLUSION 
We have demonstrated that the PDP of MTGB-based 
ternary full adder ~10-16 J is comparable to other ternary 
circuits as well as other binary full adders. Because the MTGB 
circuits can be implemented in the BEOL structure with a low 
thermal budget, the ternary logic circuit with MTGB devices is 
a reasonable option for monolithic three-dimensional 
integrated circuits.  
 
Fig. 5. Device ratio between binary and ternary full adder (TFA) as a function 
of bit size.
Fig. 4.  (a) Gate-level schematic of the ternary full adder (TFA). (b) Ternary 
truth table of SUM, CONS, and ANY gates. (c) Transient responses of
MTGB-based ternary full adder (TFA). 
Table 1 Power and delay of various ternary and  
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